




# U81 DIS/UMA (14"/15.6") Ultra/Slim Intel Chief River Platform Block Diagram












































## Ivy Bridge Processor (DDR3)






POWER

POWER











# Cougar Point/Panther Point (HDA,JTAG,SATA)

07




## RTC Clock 32.768KHz




no stuff if use green Clock

## RTC Circuitry(RTC)





## HDA Bus(CLG)



Vender	Size	P/N
EON	4MB	AKE392N0Q02 (EN25Q32B-104HIP)
MX	4MB	AKE39FP0Z02 (MX25L3206EM2I-12G)
AMIC	4MB	AKE39F-0800 (A25LQ32AM-F/Q)
Socket		DFHS08FS023(91960-0084L-8P-SOCKET)

## PCH SPI ROM(CLG)



## PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V <sub>0</sub> R237 1K/F 4 ACZ_SPKR
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	+3V <sub>0</sub> R529 1K/F 4 PCI_GNT3# (8)
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V <sub>0</sub> R320 330K 4 PCH_INVRMEN
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	BIOS_WP# R471 0.4 GPIO33
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK		
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V <sub>0</sub> R472 1K/F 4 INV_ALE (8)
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm	+1.8V <sub>0</sub> R473 2.2K 4 R474 1K/F 4 INV_CLE (9) H_SNB_IVB# (2)
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.8V	for DS3 +3V <sub>0</sub> DEEP_SUS 0.4 R335 1K/F 4 ACZ_SYNC
HDA_SDO	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	+3V <sub>0</sub> DEEP_SUS 0.4 R322 1K/F 4 ACZ_SDO R313 0.4 GPIO33_EC (27)
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)	
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	
SPI_MOSI	ITPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	


**PROJECT :U81**  
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 2/6 (SATA/HDA/SPI)	1A
Date: Friday, May 24, 2013	Sheet 7 of 37	





## Cougar Point/Panther Point (GPIO,VSS\_NCTF,RSVD)



## GPIO Pull-up/Pull-down(CLG)

for D83

+3V\_DEEP\_SUS

## MFG-TEST

MFG\_MODE R501 10K/F 4

+3V

Bios swap GPIO.

PCI\_SERR# R251 10K/F 4

+3V

for D83

+3V\_DEEP\_SUS

Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable

BIOS RECOVERY High = Disable (Default)

Low = Enable

TEST\_SET\_UP R248 10K/F 4

+3V

SV\_SET\_UP

High = Strong (Default)

TEST DETECT

Low = Default

SATA2GP/GPIO36

Reserved only

FDI TERMINATION VOLTAGE OVERRIDE

Reserved only

(2,6,7,8,10,35) +3V\_DEEP\_SUS

(2,6,7,8,10,12,13,14,20,21,22,23,24,25,26,27,30,33,35,36) +3V


(6,10,24,26,29,30,35,36,37) +3VSS

**PROJECT :U81**  
Quanta Computer Inc.


Size	Document Number	Rev
Custom	PCH 4/6 (GPIO/MISC)	1A

Date: Friday, May 24, 2013 Sheet 9 of 37


Cougar Point/Panther Point (POWER)




Cougar Point/Panther Point (POWER)




## Cougar Point/Panther Point (GND)






## Cougar Point/Panther Point (GND)







**Place these Caps near So-Dimm0.**




	<b>PROJECT :U81</b> <b>Quanta Computer Inc.</b>		
	Size Custom	Document Number <b>DDR3 DIMM0-STD(4.0H)</b>	Rev 1A
	Date: Friday, May 24, 2013	Sheet	12 of 37




10/23:add for DDR Thermal Sensor


## Local Thermal Sensor




## Place these Caps near So-Dimm1.






## VREF DQ1 M1 Solution









	<b>PROJECT :U81</b> Quanta Computer Inc.		
	Size Custom	Document Number DDR3 DIMM1-RVS(4.0H)	Rev 1A
Date: Friday, May 24, 2013	Sheet 13of	37	





GPIO10	GPIO30	GPIO16	GPIO20	GPIO15	Sun XT
PWRCTRL15	PWRCTRL14	PWRCTRL3	PWRCTRL2	PWRCTRL1	V-CORE
0	1	1	0	1	1.175V
0	1	1	1	0	1.150V
0	1	1	1	1	1.125V
1	0	0	0	0	1.100V
1	0	0	0	1	1.075V
1	0	0	1	0	1.050V
1	0	0	1	1	1.025V
1	0	1	0	0	1.000V
1	0	1	1	0	0.975V
1	0	1	1	1	0.950V
1	0	1	1	1	0.925V
1	1	0	0	0	0.900V
1	1	0	0	1	0.875V
1	1	0	1	0	0.850V
1	1	0	1	1	0.825V
1	1	1	0	0	0.800V
1	1	1	1	0	0.775V



Default

Access to SMBus are SDA/SCL is mandatory on all designs

Add test points on SMBus and SDA/SCL for debug

TP12

TP13

TP14

TP15

TP16

TP17

TP18

TP19

TP20

TP21

TP22

TP23

TP24

TP25

TP26

TP27

TP28

TP29

TP30

TP31

TP32

TP33

TP34

TP35

TP36

TP37

TP38

TP39

TP40

TP41

TP42

TP43

TP44

TP45

TP46

TP47

TP48

TP49

TP50

TP51

TP52

TP53

TP54

TP55

TP56

TP57

TP58

TP59

TP60

TP61

TP62

TP63

TP64

TP65

TP66

TP67

TP68

TP69

TP70

TP71

TP72

TP73

TP74

TP75

TP76

TP77

TP78

TP79

TP80

TP81

TP82

TP83

TP84

TP85

TP86

TP87

TP88

TP89

TP90

TP91

TP92

TP93

TP94

TP95

TP96

TP97

TP98

TP99

TP100

TP101

TP102

TP103

TP104

TP105

TP106

TP107

TP108

TP109

TP110

TP111

TP112

TP113

TP114

TP115

TP116

TP117

TP118

TP119

TP120

TP121

TP122

TP123

TP124

TP125

TP126

TP127

TP128

TP129

TP130

TP131

TP132

TP133

TP134

TP135

TP136

TP137

TP138

TP139

TP140

TP141

TP142

TP143

TP144

TP145

TP146

TP147

TP148

TP149

TP150

TP151

TP152

TP153

TP154

TP155

TP156

TP157

TP158

TP159

TP160

TP161

TP162

TP163

TP164

TP165

TP166

TP167

TP168

TP169

TP170

TP171

TP172

TP173

TP174

TP175

TP176

TP177

TP178

TP179

TP180

TP181

TP182

TP183

TP184

TP185

TP186

TP187

TP188

TP189

TP190

TP191

TP192

TP193

TP194

TP195

TP196

TP197

TP198

TP199

TP200

TP201

TP202

TP203

TP204

TP205

TP206

TP207

TP208

TP209

TP210

TP211

TP212

TP213

TP214

TP215

TP216

TP217

TP218

TP219

TP220

TP221

TP222

TP223

TP224

TP225

TP226

TP227

TP228

TP229

TP230

TP231

TP232

TP233

TP234

TP235

TP236

TP237

TP238

TP239

TP240

TP241

TP242

TP243

TP244

TP245

TP246

TP247

TP248

TP249

TP250

TP251

TP252

TP253

TP254

TP255

TP256

TP257

TP258

TP259

TP260

TP261

TP262

TP263

TP264

TP265

TP266

TP267

TP268

TP269

TP270

TP271

TP272

TP273

TP274

TP275

TP276

TP277

TP278

TP279

TP280

TP281


TP282

TP283


TP284

TP285

TP286



### Power Up/Down Sequence



### Memory Aperture size(Seymour)

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS\_ROM\_EN is set to 0.


### CONFIGURATION STRAPS-- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X
RSVD	GPIO2	RESERVED	0
RSVD	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS (Removed on Seymour/Whistler)	0
RSVD	H2SYNC	RESERVED	0
AUD[1] AUD[0]	HSYNC VSYNC	SEE DATABOOK FOR DETAIL SEE DATABOOK FOR DETAIL	0 0
RSVD	GENERICC	RESERVED	0

### NOTE1: AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET.

GPIO21 H2SYNC GENERICC GPIO8 GPIO2




Mars : stuff Ra=> disable MLPS  
stuff Rb=> enable MLPS



**PROJECT :U81**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>Sun S3 GND / LVDS/ Straps</b>	Rev 1A
Date: Friday, May 24, 2013	Sheet 16 of 37	














Close to PIN1




&gt;40mils trace




Close to PIN26




Close to PIN40




Close to PIN28

(7,10,20,23,24,25,26,35) +5V  
(2,6,7,8,9,10,12,13,14,20,22,23,24,25,26,27,30,33,35,36) +3V  
(2,4,10,26) +1.5V\_CPU

TO Digital MIC



Close to PIN7



PV reserved 0.1uF for ESD solution

+3V\_DVDD-IO

ACZ\_SYNC\_AUDIO

AMP\_BEEP

CAP+

CAP+

+3V\_DVDD

+3V\_DVDD

Close to Pin 34,35,36

L SPK+

L SPK-

R SPK+

R SPK-

+5V\_DVDD

+5V\_DVDD

+5V\_DVDD

+5V\_DVDD

+5V\_DVDD

+5V\_DVDD

+5V\_DVDD

+5V\_DVDD

+5V\_DVDD

+5V\_DVDD

+5V\_DVDD

+5V\_DVDD

+5V\_DVDD

+5V\_DVDD

+5V\_DVDD

+5V\_DVDD

+5V\_DVDD

+5V\_DVDD

## USB 2.0 AND AUDIO COMBO JACK

Close to CODEC

L SPK+	EC27	1	21000P/50V_4
L SPK-	EC25	1	21000P/50V_4
R SPK+	EC23	1	21000P/50V_4
R SPK-	EC24	1	21000P/50V_4

ACZ_SDIN0	EC33	1	*33P/50V_4
ACZ_SDOUT_AUDIO	EC22	1	*10P/50V_4
ACZ_SYNC_AUDIO	EC35	1	*10P/50V_4
BIT_CLK_AUDIO	EC34	1	*33P/50V_4

FOR EMI

Analog

Digital

SPK+ OUT/GPIO2

PDB

PDB

PDB

PDB

PDB

PDB

PDB

PDB

PDB

PDB

PDB

PDB

PDB

PDB

PDB

PDB

PDB

PDB

PDB

PDB

PDB

HPOUT-L (PORT I)

HPOUT-R (PORT I)

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

AGND SHIELD

TO Audio Jack MIC

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L


EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

EXT MIC\_L

Close to Speaker  
Speaker 4 ohm: 40mils

TO Headphone jack

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN



INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

INT SPEAKER CONN

TO Internal Speakers

Check layout  
mount location

12/13 Add for EMI

12/13 Add for EMI

12/13 Add for EMI

12/13 Add for EMI

12/13 Add for EMI

12/13 Add for EMI

12/13 Add for EMI

12/13 Add for EMI

12/13 Add for EMI

12/13 Add for EMI

12/13 Add for EMI

12/13 Add for EMI

12/13 Add for EMI

12/13 Add for EMI


Close to CODEC

place to near U9000 or under U9000.

PROJECT :U81  
Quanta Computer Inc.


Size	Document Number	Rev
Custom	Azalia ALC 3227/D-MIC	1A
Date: Friday, May 24, 2013	Sheet	21 of 37







SP1	SD D1	
SP2	SD D0	MS D1
SP3	SD CLK	MS D0
SP4	SD CMD	MS D2
SP5	SD D3	MS D3
SP6	SD D2	MS CLK
SP7	SD WP	MS BS

## Share Pin




SD / MMC  
CARD READER



## SATA ODD CONNECTOR



**14" SATA ODD**

Bypass CAP close conn



**15" SATA ODD**

New Type




**PROJECT :U81**  
Quanta Computer Inc.

Size Custom	Document Number <b>CR RTS5239 &amp; CR SOCKET</b>	Rev 1A
Date: Friday, May 24, 2013	Sheet	23 of 37




[illegible]



Bypass CAP close conn




## FAN



**Hole**






### Mini PCI-E Card 2- Full size mSATA






**PROJECT :U81**  
Quanta Computer Inc.


Size Custom	Document Number <b>HDD/mSATA/FAN/LED</b>	Rev 1.0
Date: Monday, May 27, 2013	Sheet 24 of 37	




## Power Botton Connector




**Mini Card  
WLAN/BT(Optional)**




## Accelerometer Sensor




## ***Touch screen***



### Support Wake Function(Reserve)



## Green CLK Circuitry




	U21 P/N
DIS	AL000314000
UMA	AL3NB244000





**PROJECT :U81**  
Quanta Computer Inc.


Size Custom	Document Number <b>WLAN/G-Sensor/G-CLK/TS</b>	Rev 1A
Date: Friday, May 24, 2013	Sheet 26 of	37




### DGPU Thermal protect




Reserve for ENE Hold time issue



Vender	Size	P/N
EON	1MB	AKE3GZNQ001 (EON EN25Q80A-100HIF)
MX	1MB	AKE3GFP0Z00 (MX25L8006EM2L-12G)
AMIC	1MB	AKE3GZP0801 (A25L080M-F)
Socket		DFHS08FS023




### Adapter select for EC




**PROJECT :U81**  
Quanta Computer Inc.

Size Custom	Document Number <b>EC (KB3940QF)/ROM</b>	Rev 1A
Date: Friday, May 24, 2013	Sheet 27 of	37











```
+1.05V_VTT +/- 5%
Countinue current:10A
Peak current: 12A
OCP minimum: 14.5A
```

**600 mils**

$R_{DSon} = 5.2\text{m ohm}$

 +1.05V (2,4,6,7,8,10,26,27,33)







**TPSS1462RGER/AL051462000**


For CPU SV system agent  
voltage slew rate of 0.5 -10 mV/ $\mu$ s

SEL0	SEL1	+VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V












**+VCC\_CORE (ULV 17W)**  
 Countinue current:16A  
 Peak current: 33A  
 Load Line : -2.9mV/A





**+VCC\_GFX**  
 Countinue current:21.5A  
 Peak current: 33A  
 Load Line : -3.9mV/A









VGA TYPE	R2 Value	P/N	1.0V_VGA
Thems	10K	CS31002FB26	1.0V
MARS	11.3K	CS31132FB07	0.95V

+0.95V +/- 3%  
Continue current:2A  
Peak current:3A  
OCP minimum:4A



 +1.5V\_VGA (17,18,19,24)  
 +1.8V\_VGA (14,15,17)  
 +1.0V\_VGA (14,15,17,24)  
 +3V\_VGA (14,17,24,26)



**PROJECT :U81**  
Quanta Computer Inc.

Size Custom	Document Number +1.0V_VGA/1.8V_VGA/3V_VGA	Rev 1A
Date: Friday, May 24, 2013	Sheet 37 of 37	